"Design and Performance of High-Speed Energy-Efficient CMOS Double Tail ..."

Vikrant Varshney, Avaneesh K. Dubey, Rajendra Kumar Nagaria (2021)

> Home

Details and statistics

DOI: 10.1142/S0218126621501917

access: closed

type: Journal Article

metadata version: 2023-03-18

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jcsc/VarshneyDN21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jcsc/VarshneyDN21
Vikrant Varshney, Avaneesh K. Dubey, Rajendra Kumar Nagaria:
Design and Performance of High-Speed Energy-Efficient CMOS Double Tail Dynamic Latch Comparator Using GACOBA Load Suitable for Low Voltage Applications. J. Circuits Syst. Comput. 30(11): 2150191:1-2150191:22 (2021)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.