"Fast and Accurate System-Level Power Estimation Model for FPGA-Based Designs."

Abhishek N. Tripathi, Arvind Rajawat (2019)

> Home

Details and statistics

DOI: 10.1142/S0218126619502189

access: closed

type: Journal Article

metadata version: 2020-08-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jcsc/TripathiR19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jcsc/TripathiR19
Abhishek N. Tripathi, Arvind Rajawat:
Fast and Accurate System-Level Power Estimation Model for FPGA-Based Designs. J. Circuits Syst. Comput. 28(13): 1950218:1-1950218:13 (2019)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.