Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

"Efficient Design of ADC BIST with an Analog Ramp Signal Generation and ..."

Senthil Sivakumar, S. P. Joy Vasantha Rani (2019)

> Home

Details and statistics

DOI: 10.1142/S0218126619500427

access: closed

type: Journal Article

metadata version: 2020-08-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jcsc/SivakumarR19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jcsc/SivakumarR19
Senthil Sivakumar, S. P. Joy Vasantha Rani:
Efficient Design of ADC BIST with an Analog Ramp Signal Generation and Digital Error Estimation. J. Circuits Syst. Comput. 28(3): 1950042:1-1950042:14 (2019)

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.