"An Efficient Design for Area-Efficient Truncated Adaptive Booth Multiplier ..."

S. Radhakrishnan, Rakesh Kumar Karn, T. Nirmalraj (2021)

> Home

Details and statistics

DOI: 10.1142/S0218126621500377

access: closed

type: Journal Article

metadata version: 2022-06-23

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jcsc/RadhakrishnanKN21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jcsc/RadhakrishnanKN21
S. Radhakrishnan, Rakesh Kumar Karn, T. Nirmalraj:
An Efficient Design for Area-Efficient Truncated Adaptive Booth Multiplier for Signal Processing Applications. J. Circuits Syst. Comput. 30(3): 2150037:1-2150037:23 (2021)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.