"Design and Implementation of Operation-Reduced LDPC Decoder Based on a ..."

Cheng-Hung Lin et al. (2017)

> Home

Details and statistics

DOI: 10.1142/S0218126617500281

access: closed

type: Journal Article

metadata version: 2020-08-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jcsc/LinHLL17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jcsc/LinHLL17
Cheng-Hung Lin, Tzu-Hsuan Huang, Shu-Yen Lin, Yu-Hsuan Lee:
Design and Implementation of Operation-Reduced LDPC Decoder Based on a Check Node Stopping Scheme. J. Circuits Syst. Comput. 26(2): 1750028:1-1750028:19 (2017)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.