"Design Approaches for Resource and Performance Optimization of Reversible ..."

H. V. Jayashree, Sharan Patil, Vinod Kumar Agrawal (2018)

> Home

Details and statistics

DOI: 10.1142/S0218126618500482

access: closed

type: Journal Article

metadata version: 2020-08-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jcsc/JayashreePA18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jcsc/JayashreePA18
H. V. Jayashree, Sharan Patil, Vinod Kumar Agrawal:
Design Approaches for Resource and Performance Optimization of Reversible BCD Addition and Unified BCD Addition/Subtraction Circuits. J. Circuits Syst. Comput. 27(3): 1850048:1-1850048:28 (2018)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.