Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

"A New Technique for Designing Low-Power High-Speed Domino Logic Circuits ..."

Sandeep Garg, Tarun Kumar Gupta (2019)

> Home

Details and statistics

DOI: 10.1142/S0218126619501652

access: closed

type: Journal Article

metadata version: 2021-10-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jcsc/GargG19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jcsc/GargG19
Sandeep Garg, Tarun Kumar Gupta:
A New Technique for Designing Low-Power High-Speed Domino Logic Circuits in FinFET Technology. J. Circuits Syst. Comput. 28(10): 1950165:1-1950165:29 (2019)

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.