"A Memory Efficient, Multiplierless & Modular VLSI Architecture of ..."

Anirban Chakraborty, Ayan Banerjee (2020)

> Home

Details and statistics

DOI: 10.1142/S0218126620501510

access: closed

type: Journal Article

metadata version: 2023-08-21

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jcsc/ChakrabortyB20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jcsc/ChakrabortyB20
Anirban Chakraborty, Ayan Banerjee:
A Memory Efficient, Multiplierless & Modular VLSI Architecture of 1D/2D Re-Configurable 9/7 & 5/3 DWT Filters Using Distributed Arithmetic. J. Circuits Syst. Comput. 29(9): 2050151:1-2050151:29 (2020)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.