"Adaptive Multimodule Routers for Multiprocessor Architectures."

Suresh Chalasani, Rajendra V. Boppana (2005)

> Home

Details and statistics

DOI: 10.1007/S10796-005-2772-5

access: closed

type: Journal Article

metadata version: 2020-03-13

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/isf/ChalasaniB05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/isf/ChalasaniB05
Suresh Chalasani, Rajendra V. Boppana:
Adaptive Multimodule Routers for Multiprocessor Architectures. Inf. Syst. Frontiers 7(3): 317-327 (2005)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.