"A Genetic Algorithm Hardware Accelerator for VLSI Circuit Partitioning."

Shawki Areibi, Medhat Moussa, G. Koonar (2005)

> Home

Details and statistics

DOI: —

access: unavailable

type: Journal Article

metadata version: 2020-04-16

- no documents available
- export record
  dblp key:
  - journals/isca/AreibiMK05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/isca/AreibiMK05
Shawki Areibi, Medhat Moussa, G. Koonar:
A Genetic Algorithm Hardware Accelerator for VLSI Circuit Partitioning. Int. J. Comput. Their Appl. 12(3): 163-180 (2005)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.