"Charge shared based low power and high-speed dynamic comparator for high ..."

Anurag Yadav, Subodh Wairya (2025)

> Home

Details and statistics

DOI: 10.1016/J.VLSI.2025.102426

access: closed

type: Journal Article

metadata version: 2025-06-03

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/integration/YadavW25
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/integration/YadavW25
Anurag Yadav, Subodh Wairya:
Charge shared based low power and high-speed dynamic comparator for high frequency analog signal processing architecture. Integr. 103: 102426 (2025)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.