"Planar CMOS to multi-gate layout conversion for maximal fin utilization."

Shmuel Wimer (2014)

> Home

Details and statistics

DOI: 10.1016/J.VLSI.2013.03.004

access: closed

type: Journal Article

metadata version: 2020-02-20

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/integration/Wimer14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/integration/Wimer14
Shmuel Wimer:
Planar CMOS to multi-gate layout conversion for maximal fin utilization. Integr. 47(1): 115-122 (2014)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.