"A PLL-based synthesizer for tunable digital clock generation in a ..."

Jokin Segundo et al. (2009)

> Home

Details and statistics

DOI: 10.1016/J.VLSI.2008.07.002

access: closed

type: Journal Article

metadata version: 2021-08-09

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/integration/SegundoQAEHV09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/integration/SegundoQAEHV09
Jokin Segundo, Luis Quintanilla, Jesús Arias Álvarez, Lourdes Enríquez, Jesús Manuel Hernández-Mangas, José Vicente:
A PLL-based synthesizer for tunable digital clock generation in a continuous-time SigmaDelta A/D converter. Integr. 42(1): 24-33 (2009)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.