"A hardware accelerator for hierarchical VLSI routing."

C. P. Ravikumar, Sarma Sastry (1989)

Details and statistics

DOI: 10.1016/0167-9260(89)90006-0

access: closed

type: Journal Article

metadata version: 2020-02-20

a service of  Schloss Dagstuhl - Leibniz Center for Informatics