"A low-jitter and low-phase noise switched-loop filter PLL using fast ..."

Saurabh Kumar, Yatendra Kumar Singh (2024)

> Home

Details and statistics

DOI: 10.1016/J.VLSI.2023.102108

access: closed

type: Journal Article

metadata version: 2024-01-13

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/integration/KumarS24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/integration/KumarS24
Saurabh Kumar, Yatendra Kumar Singh:
A low-jitter and low-phase noise switched-loop filter PLL using fast phase-error correction and dual-edge phase comparison technique. Integr. 94: 102108 (2024)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.