"A new leakage-tolerant high speed comparator based domino gate for wide ..."

Ankur Kumar, Rajendra Kumar Nagaria (2018)

> Home

Details and statistics

DOI: 10.1016/J.VLSI.2018.07.004

access: closed

type: Journal Article

metadata version: 2025-01-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/integration/KumarN18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/integration/KumarN18
Ankur Kumar, Rajendra Kumar Nagaria:
A new leakage-tolerant high speed comparator based domino gate for wide fan-in OR logic for low power VLSI circuits. Integr. 63: 174-184 (2018)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.