"A framework for low power synthesis of interconnection networks-on-chip ..."

Nishit Ashok Kapadia, Sudeep Pasricha (2012)

> Home

Details and statistics

DOI: 10.1016/J.VLSI.2011.11.010

access: closed

type: Journal Article

metadata version: 2020-02-20

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/integration/KapadiaP12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/integration/KapadiaP12
Nishit Ashok Kapadia, Sudeep Pasricha:
A framework for low power synthesis of interconnection networks-on-chip with multiple voltage islands. Integr. 45(3): 271-281 (2012)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.