"Design and implementation of congestion aware router for network-on-chip."

Melvin T. Balakrishnan, T. G. Venkatesh, A. Vijaya Bhaskar (2023)

> Home

Details and statistics

DOI: 10.1016/J.VLSI.2022.08.012

access: closed

type: Journal Article

metadata version: 2022-12-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/integration/BalakrishnanVB23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/integration/BalakrishnanVB23
Melvin T. Balakrishnan, T. G. Venkatesh, A. Vijaya Bhaskar:
Design and implementation of congestion aware router for network-on-chip. Integr. 88: 43-57 (2023)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.