"Efficient design of decimation filter using linear programming and its ..."

Supriya Aggarwal (2021)

> Home

Details and statistics

DOI: 10.1016/J.VLSI.2021.03.008

access: closed

type: Journal Article

metadata version: 2021-06-15

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/integration/Aggarwal21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/integration/Aggarwal21
Supriya Aggarwal:
Efficient design of decimation filter using linear programming and its FPGA implementation. Integr. 79: 94-106 (2021)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.