"Design of Parallel Image Compression Circuits for High-speed CMOS Image ..."

Yukinari Nishikawa et al. (2007)

> Home

Details and statistics

DOI: 10.11185/IMT.2.704

access: closed

type: Journal Article

metadata version: 2024-08-27

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/imt/NishikawaKFT07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/imt/NishikawaKFT07
Yukinari Nishikawa, Shoji Kawahito, Masanori Furuta, Toshihiro Tamura:
Design of Parallel Image Compression Circuits for High-speed CMOS Image Sensors. Inf. Media Technol. 2(3): 704-712 (2007)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.