"Automated Debugging of Verilog Designs."

Bernhard Peischl, Naveed Riaz, Franz Wotawa (2012)

Details and statistics

DOI: 10.1142/S0218194012500209

access: closed

type: Journal Article

metadata version: 2020-07-22

a service of  Schloss Dagstuhl - Leibniz Center for Informatics