"Bandwidth Adaptive Cache Coherence Optimizations for Chip Multiprocessors."

Abdullah Kayi, Olivier Serres, Tarek A. El-Ghazawi (2014)

> Home

Details and statistics

DOI: 10.1007/S10766-013-0247-8

access: closed

type: Journal Article

metadata version: 2020-04-01

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/ijpp/KayiSE14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ijpp/KayiSE14
Abdullah Kayi, Olivier Serres, Tarek A. El-Ghazawi:
Bandwidth Adaptive Cache Coherence Optimizations for Chip Multiprocessors. Int. J. Parallel Program. 42(3): 435-455 (2014)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.