"A 4GS/s 8-bit time-interleaved SAR ADC with an energy-efficient ..."

Fredy Solis et al. (2021)

> Home

Details and statistics

DOI: 10.1002/CTA.3029

access: closed

type: Journal Article

metadata version: 2023-11-20

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/ijcta/SolisBGPHR21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ijcta/SolisBGPHR21
Fredy Solis, Álvaro Fernandez Bocco, Agustin C. Galetto, Leandro Passetti, Mario R. Hueda, Benjamín T. Reyes:
A 4GS/s 8-bit time-interleaved SAR ADC with an energy-efficient architecture in 130 nm CMOS. Int. J. Circuit Theory Appl. 49(10): 3171-3185 (2021)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.