"A 12-bit 10-MS/s SAR ADC with a binary-window DAC switching scheme in ..."

Yung-Hui Chung, Chia-Wei Yen, Pei-Kang Tsai (2018)

> Home

Details and statistics

DOI: 10.1002/CTA.2424

access: closed

type: Journal Article

metadata version: 2020-05-11

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/ijcta/ChungYT18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ijcta/ChungYT18
Yung-Hui Chung, Chia-Wei Yen, Pei-Kang Tsai:
A 12-bit 10-MS/s SAR ADC with a binary-window DAC switching scheme in 180-nm CMOS. Int. J. Circuit Theory Appl. 46(4): 748-763 (2018)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.