"A systolic processor array for the quadrant interlocking elimination method."

David J. Evans (2000)

> Home

Details and statistics

DOI: 10.1080/00207160008804920

access: closed

type: Journal Article

metadata version: 2025-01-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/ijcm/Evans00b
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ijcm/Evans00b
David J. Evans:
A systolic processor array for the quadrant interlocking elimination method. Int. J. Comput. Math. 74(1): 29-44 (2000)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.