Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

"A Strength Pareto Evolutionary Algorithm for Optimizing System-On-Chip ..."

Wissam Marrouche, Rana Farah, Haidar M. Harmanani (2018)

> Home

Details and statistics

DOI: 10.1142/S1469026818500104

access: closed

type: Journal Article

metadata version: 2021-10-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/ijcia/MarroucheFH18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ijcia/MarroucheFH18
Wissam Marrouche, Rana Farah, Haidar M. Harmanani:
A Strength Pareto Evolutionary Algorithm for Optimizing System-On-Chip Test Schedules. Int. J. Comput. Intell. Appl. 17(2): 1850010:1-1850010:19 (2018)

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.