default search action
"VLSI Architecture for High Performance 3GPP Interleaver/Deinterleaver for ..."
J. Magdalene Mathana, S. Badrinarayanan, Rani Hemamalini (2014)
- J. Magdalene Mathana, S. Badrinarayanan, Rani Hemamalini:
VLSI Architecture for High Performance 3GPP Interleaver/Deinterleaver for Turbo Codes. Int. J. Comput. Commun. Control 9(2): 187-200 (2014)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.