Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

"Modelling and optimisation of high-speed KLEIN architectures on FPGA and ..."

Pulkit Singh, Rahul Kumar Chaurasiya, Bibhudendra Acharya (2023)

> Home

Details and statistics

DOI: 10.1504/IJAHUC.2023.10055684

access: closed

type: Journal Article

metadata version: 2023-05-31

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/ijahuc/SinghCA23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ijahuc/SinghCA23
Pulkit Singh, Rahul Kumar Chaurasiya, Bibhudendra Acharya:
Modelling and optimisation of high-speed KLEIN architectures on FPGA and ASIC platforms for IoT applications. Int. J. Ad Hoc Ubiquitous Comput. 42(4): 207-225 (2023)

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.