"High performance and low-power finite impulse response filter based on ..."

Bahram Rashidi (2013)

> Home

Details and statistics

DOI: 10.1049/IET-SPR.2013.0153

access: closed

type: Journal Article

metadata version: 2020-05-12

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/iet-spr/Rashidi13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/iet-spr/Rashidi13
Bahram Rashidi:
High performance and low-power finite impulse response filter based on ring topology with modified retiming serial multiplier on FPGA. IET Signal Process. 7(8): 743-753 (2013)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.