"Thermal-electrical co-optimisation of floorplanning of three-dimensional ..."

Ankur Jain et al. (2011)

> Home

Details and statistics

DOI: 10.1049/IET-CDT.2009.0107

access: closed

type: Journal Article

metadata version: 2020-07-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/iet-cdt/JainAPJ11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/iet-cdt/JainAPJ11
Ankur Jain, Syed M. Alam, Scott Pozder, Robert E. Jones:
Thermal-electrical co-optimisation of floorplanning of three-dimensional integrated circuits under manufacturing and physical design constraints. IET Comput. Digit. Tech. 5(3): 169-178 (2011)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.