Stop the war!Остановите войну!
for scientists:
default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCID"Development of low-complexity all-digital frequency locked loop as 500 MHz ..."
Sigit Yuwono et al. (2014)
- Sigit Yuwono, Seok-Kyun Han, Giwan Yoon, Han-Jin Cho, Sang-Gug Lee:
Development of low-complexity all-digital frequency locked loop as 500 MHz reference clock generator for field-programmable gate array. IET Circuits Devices Syst. 8(2): 73-81 (2014)
a service of 
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2022-11-02 08:15 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
