"A 1.0 fJ energy/bit single-ended 1 kb 6T SRAM implemented using 40 nm CMOS ..."

Chua-Chin Wang et al. (2023)

> Home

Details and statistics

DOI: 10.1049/CDS2.12141

access: open

type: Journal Article

metadata version: 2023-06-26

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/iet-cds/WangSTCLJ23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/iet-cds/WangSTCLJ23
Chua-Chin Wang, Ralph Gerard B. Sangalang, I-Ting Tseng, Yi-Jen Chiu, Yu-Cheng Lin, Oliver Lexter July A. Jose:
A 1.0 fJ energy/bit single-ended 1 kb 6T SRAM implemented using 40 nm CMOS process. IET Circuits Devices Syst. 17(2): 75-87 (2023)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.