"Design and implementation of a high-throughput fully parallel ..."

Yin-Tsung Hwang, Wei-Da Chen (2011)

> Home

Details and statistics

DOI: 10.1049/IET-CDS.2010.0143

access: closed

type: Journal Article

metadata version: 2020-09-10

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/iet-cds/HwangC11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/iet-cds/HwangC11
Yin-Tsung Hwang, Wei-Da Chen:
Design and implementation of a high-throughput fully parallel complex-valued QR factorisation chips. IET Circuits Devices Syst. 5(5): 424-432 (2011)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.