"Design optimisation of multiplier-free parallel pipelined FFT on field ..."

Prasanna Kumar Godi, Battula Tirumala Krishna, Pushpa Kotipalli (2020)

> Home

Details and statistics

DOI: 10.1049/IET-CDS.2019.0512

access: closed

type: Journal Article

metadata version: 2022-01-03

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/iet-cds/GodiKK20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/iet-cds/GodiKK20
Prasanna Kumar Godi, Battula Tirumala Krishna, Pushpa Kotipalli:
Design optimisation of multiplier-free parallel pipelined FFT on field programmable gate array. IET Circuits Devices Syst. 14(7): 995-1000 (2020)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.