"Planarized Nb 4-Layer Fabrication Process for Superconducting Integrated ..."

Shuichi Nagasawa et al. (2021)

> Home

Details and statistics

DOI: 10.1587/TRANSELE.2020SUP0001

access: closed

type: Journal Article

metadata version: 2025-03-03

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/ieicetc/NagasawaTTYMCYY21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieicetc/NagasawaTTYMCYY21
Shuichi Nagasawa, Masamitsu Tanaka, Naoki Takeuchi, Yuki Yamanashi, Shigeyuki Miyajima, Fumihiro China, Taiki Yamae, Koki Yamazaki, Yuta Somei, Naonori Sega, Yoshinao Mizugaki, Hiroaki Myoren, Hirotaka Terai, Mutsuo Hidaka, Nobuyuki Yoshikawa, Akira Fujimaki:
Planarized Nb 4-Layer Fabrication Process for Superconducting Integrated Circuits and Its Fabricated Device Evaluation. IEICE Trans. Electron. 104-C(9): 435-445 (2021)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.