"VLSI Implementation of a Scalable Pipeline MMSE MIMO Detector for a ..."

Shingo Yoshizawa, Hirokazu Ikeuchi, Yoshikazu Miyanaga (2011)

> Home

Details and statistics

DOI: 10.1587/TRANSFUN.E94.A.324

access: closed

type: Journal Article

metadata version: 2023-06-26

- view
  authority control:
- export record
  dblp key:
  - journals/ieicet/YoshizawaIM11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieicet/YoshizawaIM11
Shingo Yoshizawa, Hirokazu Ikeuchi, Yoshikazu Miyanaga:
VLSI Implementation of a Scalable Pipeline MMSE MIMO Detector for a 4×4 MIMO-OFDM Receiver. IEICE Trans. Fundam. Electron. Commun. Comput. Sci. 94-A(1): 324-331 (2011)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.