"A Hardware Accelerator for JavaTM Platforms on a 130-nm ..."

Tetsuya Yamada et al. (2007)

> Home

Details and statistics

DOI: 10.1093/IETELE/E90-C.2.523

access: closed

type: Journal Article

metadata version: 2022-03-10

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/ieicet/YamadaITIKYTS07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieicet/YamadaITIKYTS07
Tetsuya Yamada, Naohiko Irie, Takanobu Tsunoda, Takahiro Irita, Kenji Kitagawa, Ryohei Yoshida, Keisuke Toyama, Motoaki Satoyama:
A Hardware Accelerator for Java^TM Platforms on a 130-nm Embedded Processor Core. IEICE Trans. Electron. 90-C(2): 523-530 (2007)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.