"An On-Chip PVT Compensation Technique with Current Monitoring Circuit for ..."

Yusuke Tsugita et al. (2010)

> Home

Details and statistics

DOI: 10.1587/TRANSELE.E93.C.835

access: closed

type: Journal Article

metadata version: 2024-05-07

- view
  authority control:
- export record
  dblp key:
  - journals/ieicet/TsugitaUHAA10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieicet/TsugitaUHAA10
Yusuke Tsugita, Ken Ueno, Tetsuya Hirose, Tetsuya Asai, Yoshihito Amemiya:
An On-Chip PVT Compensation Technique with Current Monitoring Circuit for Low-Voltage CMOS Digital LSIs. IEICE Trans. Electron. 93-C(6): 835-841 (2010)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.