"Designing a High Performance SRAM-DRAM Hybrid Memory Architecture for ..."

Yongwoon Song, Dongkeon Choi, Hyuk-Jun Lee (2019)

> Home

Details and statistics

DOI: 10.1587/TRANSELE.2019ECS6003

access: closed

type: Journal Article

metadata version: 2021-01-18

- view
  authority control:
- export record
  dblp key:
  - journals/ieicet/SongCL19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieicet/SongCL19
Yongwoon Song, Dongkeon Choi, Hyuk-Jun Lee:
Designing a High Performance SRAM-DRAM Hybrid Memory Architecture for Packet Buffers. IEICE Trans. Electron. 102-C(12): 849-852 (2019)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.