"Design Exploration of SHA-3 ASIP for IoT on a 32-bit RISC-V Processor."

Jinli Rao et al. (2018)

Details and statistics

DOI: 10.1587/TRANSINF.2017ICP0019

access: closed

type: Journal Article

metadata version: 2020-04-11

a service of  Schloss Dagstuhl - Leibniz Center for Informatics