"Chip-Level Performance Maximization Using ASIS (Application-Specific ..."

Noriaki Oda et al. (2007)

> Home

Details and statistics

DOI: 10.1093/IETELE/E90-C.4.848

access: closed

type: Journal Article

metadata version: 2020-10-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/ieicet/OdaIKTKSOYKSHU07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieicet/OdaIKTKSOYKSHU07
Noriaki Oda, Hironori Imura, Naoyoshi Kawahara, Masayoshi Tagami, Hiroyuki Kunishima, Shuji Sone, Sadayuki Ohnishi, Kenta Yamada, Yumi Kakuhara, Makoto Sekine, Yoshihiro Hayashi, Kazuyoshi Ueno:
Chip-Level Performance Maximization Using ASIS (Application-Specific Interconnect Structure) Wiring Design Concept for 45 nm CMOS Generation. IEICE Trans. Electron. 90-C(4): 848-855 (2007)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.