"Error Identification in At-Speed Scan BIST Environment in the Presence of ..."

Yoshiyuki Nakamura et al. (2006)

> Home

Details and statistics

DOI: 10.1093/IETISY/E89-D.3.1165

access: closed

type: Journal Article

metadata version: 2020-04-11

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/ieicet/NakamuraCSF06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieicet/NakamuraCSF06
Yoshiyuki Nakamura, Thomas Clouqueur, Kewal K. Saluja, Hideo Fujiwara:
Error Identification in At-Speed Scan BIST Environment in the Presence of Circuit and Tester Speed Mismatch. IEICE Trans. Inf. Syst. 89-D(3): 1165-1172 (2006)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.