"Concurrent Algorithm and Hardware Implementation for Low-Latency Turbo ..."

Ya-Cheng Lu, Erl-Huei Lu (2010)

> Home

Details and statistics

DOI: 10.1587/TRANSCOM.E93.B.1

access: closed

type: Journal Article

metadata version: 2020-04-11

- view
  authority control:
- export record
  dblp key:
  - journals/ieicet/LuL10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieicet/LuL10
Ya-Cheng Lu, Erl-Huei Lu:
Concurrent Algorithm and Hardware Implementation for Low-Latency Turbo Decoder Using a Single MAP Decoder. IEICE Trans. Commun. 93-B(1): 1-8 (2010)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.