"DSP-Based Parallel Implementation of Speeded-Up Robust Features."

Chao Liao et al. (2011)

> Home

Details and statistics

DOI: 10.1587/TRANSINF.E94.D.930

access: closed

type: Journal Article

metadata version: 2020-04-11

- view
  authority control:
- export record
  dblp key:
  - journals/ieicet/LiaoWMWSL11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieicet/LiaoWMWSL11
Chao Liao, Guijin Wang, Quan Miao, Zhiguo Wang, Chenbo Shi, Xinggang Lin:
DSP-Based Parallel Implementation of Speeded-Up Robust Features. IEICE Trans. Inf. Syst. 94-D(4): 930-933 (2011)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.