"Towards Verification of Bit-Slice Circuits-Time-Space Modal Model Checking ..."

Hiromi Hiraishi (1995)

> Home

Details and statistics

DOI: —

access: closed

type: Journal Article

metadata version: 2020-04-11

- view
  - electronic edition @ ieice.org
- export record
  dblp key:
  - journals/ieicet/Hiraishi95
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieicet/Hiraishi95
Hiromi Hiraishi:
Towards Verification of Bit-Slice Circuits-Time-Space Modal Model Checking Approach-. IEICE Trans. Inf. Syst. 78-D(7): 791-795 (1995)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.