"Low Overhead Design of Power Reconfigurable FPGA with Fine-Grained Body ..."

Masakazu Hioki, Hanpei Koike (2016)

> Home

Details and statistics

DOI: 10.1587/TRANSINF.2016EDP7129

access: closed

type: Journal Article

metadata version: 2020-04-11

- view
  authority control:
- export record
  dblp key:
  - journals/ieicet/HiokiK16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieicet/HiokiK16
Masakazu Hioki, Hanpei Koike:
Low Overhead Design of Power Reconfigurable FPGA with Fine-Grained Body Biasing on 65-nm SOTB CMOS Technology. IEICE Trans. Inf. Syst. 99-D(12): 3082-3089 (2016)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.