"Architecture of a Stereo Matching VLSI Processor Based on Hierarchically ..."

Masanori Hariyama, Haruka Sasaki, Michitaka Kameyama (2005)

> Home

Details and statistics

DOI: 10.1093/IETISY/E88-D.7.1486

access: closed

type: Journal Article

metadata version: 2020-04-11

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/ieicet/HariyamaSK05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieicet/HariyamaSK05
Masanori Hariyama, Haruka Sasaki, Michitaka Kameyama:
Architecture of a Stereo Matching VLSI Processor Based on Hierarchically Parallel Memory Access. IEICE Trans. Inf. Syst. 88-D(7): 1486-1491 (2005)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.