"A Design for Testability of Open Defects at Interconnects in 3D Stacked ICs."

Fara Ashikin et al. (2018)

> Home

Details and statistics

DOI: 10.1587/TRANSINF.2018EDP7093

access: closed

type: Journal Article

metadata version: 2020-04-11

- view
  authority control:
- export record
  dblp key:
  - journals/ieicet/AshikinHYLR18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieicet/AshikinHYLR18
Fara Ashikin, Masaki Hashizume, Hiroyuki Yotsuyanagi, Shyue-Kung Lu, Zvi Roth:
A Design for Testability of Open Defects at Interconnects in 3D Stacked ICs. IEICE Trans. Inf. Syst. 101-D(8): 2053-2063 (2018)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.