"A gate sizing and transistor fingering strategy for subthreshold CMOS ..."

Morteza Nabavi, Maitham Shams (2012)

> Home

Details and statistics

DOI: 10.1587/ELEX.9.1550

access: open

type: Journal Article

metadata version: 2021-02-12

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/ieiceee/NabaviS12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieiceee/NabaviS12
Morteza Nabavi, Maitham Shams:
A gate sizing and transistor fingering strategy for subthreshold CMOS circuits. IEICE Electron. Express 9(19): 1550-1555 (2012)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.