"A novel delay optimization method for a critical path in VLSI design."

Xiaolong Ma et al. (2013)

Details and statistics

DOI: 10.1587/ELEX.10.20130446

access: open

type: Journal Article

metadata version: 2021-02-12

a service of  Schloss Dagstuhl - Leibniz Center for Informatics